#### Silicon: From Design to Production

Shankar Viswanathan BLU - 2019/10/16

#### For starters ...

- This is meant as a very high-level introduction to the product development process
- I am not an expert on anything
- Ask questions at any time

#### Outline

- Design process
- Silicon manufacturing and test
- Volume production

#### Design Flow



#### Design Flow



## Product Definition

- Technology node
- Features
- Power
- Performance
- Chip Area (== cost)



### Example: AMD EPYC2



# High-level design



- Design features broken down into smaller logic blocks
- Pipeline structure determined

## High-level Models

- Performance simulator
- Power estimation simulations
- Rough floorplan & chip area estimation

#### Design Flow



## Logic Design

- Typically done using a Hardware Description Language such as Verilog
- Often uses libraries of commonly used elements like FIFOs, arrays, muxes
- Abstract behavioral models of analog elements e.g. clock generator, high-speed IO drivers
- Needs to be aware of pipelines and timing



## Another example

```
always @ (posedge clk) begin
  if (!rst_l) begin
    sreg[3:0] <= 4'b0;
  end else begin
    sreg[3:0] <= {sreg[2:0], d};
  end
end
```

```
• What does this do?
```

```
• How is it different from previous mux example?
```

endmodule

## Special Consideration: DFx

- Design For Test:
  - JTAG, Scan, Loopback modes
- Design For Debug:
  - Performance counters, HW breakpoints, Debug output pins

# Design Verification

- Design verification is done to confirm that the design meets specification, i.e. is functionally correct
  - Cost of missed bugs can be very severe in terms of material cost and TTM
- Uses a mixture of simulation based checks as well as formal tools
- Unit-level as well as chip-level testbenches are constructed to run through different scenarios
  - Use both directed and constrained random tests to drive input
- Checkers and assertions are used to catch illegal conditions
- Extensive use of functional coverage and code coverage
- Generally 3 verification engineers for every RTL design engineer on the team

#### Testbench examples



Image: https://www.researchgate.net/figure/UVM-test-bench-Architecture-All-complex-test-benches-may-be-architected-as-shown-in-the\_fig1\_303759959

 $\label{eq:integration} Image: https://verificationacademy.com/verification-horizons/june-2017-volume-13-issue-2/automation-and-reuse-in-risc-v-verification-flow$ 

#### Simple Testbench: mux

<pre>module mux_tb_top;</pre>	initial begin	always #5 clk = ~clk;			
reg [3:0] a, b, c,	<pre>\$dumpfile("dump.vcd");</pre>	always @ (posedge clk) begin			
d;	<pre>\$dumpvars(0, mux_tb_top);</pre>	sel <= sel + 1;			
wire [3:0] out;		c[3:0] <= \$urandom;			
reg [1:0] sel;	<pre>sel[1:0] = 2'b0;</pre>	d[3:0] <= \$urandom:			
reg clk;	a[3:0] = \$urandom;	1.			
integer i;	b[3:0] = \$urandom;	1 - 1 + 1;			
	c[3:0] = \$urandom:	end			
mux4 mux4 iO(	$d[2,0] = \Phi_{internation}$				
 .a (a).	$a[5:0] = $ $\mu$ random;	always @(i) begin			
.b (b).	clk = 0;	if (i == 10)			
.c (c).	i = 0;	<pre>\$finish;</pre>			
.d (d).	<pre>\$monitor ("[%0t] sel=0x%0h a=0x%0h</pre>	end			
.sel (sel),	<pre>b=0x%0n c=0x%0n d=0x%0n out=0x%0h", \$time, sel, a, b, c, d, out);</pre>				
.out (out));	end	endmodule // mux tb top			

#### Simulation Log

[0] sel=0x0 a=0x4 b=0x1 c=0x9 d=0x3 out=0x4[5] sel=0x1 a=0x4 b=0x1 c=0xd d=0xd out=0x1[15] sel=0x2 a=0x4 b=0x1 c=0x5 d=0x2 out=0x5

[25] sel=0x3 a=0x4 b=0x1 c=0x1 d=0xd out=0xd

[35] sel=0x0 a=0x4 b=0x1 c=0x6 d=0xd out=0x4

[45] sel=0x1 a=0x4 b=0x1 c=0xd d=0xc out=0x1

[55] sel=0x2 a=0x4 b=0x1 c=0x9 d=0x6 out=0x9

[65] sel=0x3 a=0x4 b=0x1 c=0x5 d=0xa out=0xa

[75] sel=0x0 a=0x4 b=0x1 c=0x5 d=0x7 out=0x4

[85] sel=0x1 a=0x4 b=0x1 c=0x2 d=0xf out=0x1

[95] sel=0x2 a=0x4 b=0x1 c=0x2 d=0xe out=0x2

#### Waveform view

File Edit Search Time Mar	kers View Help												
🖌 🔄 💼 🗉 🖃 🛨 🚽 🧇 🖗 🔿 From: 4ns 👘 70: 95 ns 👘 C Marker: 25 ns   Cursor: 30 ns													
▼ SST ☆ mux_tb_top └☆ mux0	Signals Time clk=1 a[3:0] =4 b[3:0] =1 c[3:0] =1 d[3:0] =D sel[1:0] =11 out[3:0] =D	Waves	s 20 	ns 30 	ns 40 	ns 50 m D D C (61 )1	)9 )6 )19 )9 )6 )19 )9	ns 70 h 	s 88 6 7 7 8 9 60 94	ns 90 n )2 )7 /01 )1			
Type         Signals           reg         a[3:0]           reg         b[3:0]           reg         c[3:0]           reg         d[3:0]           reg         d[3:0]           integer         i           wire         out[3:0]           reg         sel[1:0]													

#### Design Flow



#### Physical Design Flow

![](_page_20_Figure_1.jpeg)

# Logic Synthesis

- Converts RTL description into logic gates
- Modern tools first minimize the logic and then map it to library of gate elements
- Takes timing targets and other size or power constraints as inputs
- Result is a netlist file that is a text representation of a schematic

## Synthesis example

• 4:1 mux constructed from NAND gates and inverters

![](_page_22_Picture_2.jpeg)

# Timing, Place & Route

- Takes each gate and places corresponding layout cell in the block
- Routes interconnect (wires) between cells based on connectivity and timing constraints
- Clock tree generation
- Optimize and iterate for most compact layout that satisfies all constraints

### Example: NAND gate

![](_page_24_Figure_1.jpeg)

#### Layout example: 4:1 mux

![](_page_25_Figure_1.jpeg)

 $Image\ credit:\ http://cmosedu.com/jbaker/courses/ee421L/f13/students/lopeztel/proj/proj.html$ 

# Fullchip layout: MOS 6502

![](_page_26_Picture_2.jpeg)

# Physical Verification

- Run timing simulations
- Check if final netlist matches original RTL intent (logical equivalence)
- Check equivalence of netlist to final layout (LVS)
- Ensure final layout meets design rules (DRC)

#### Tapeout

- Final verified GDSII mask released to fab for initial sample production
- Cake and ice cream celebration ensues

## In parallel ...

- Microcode & firmware design and testing
- Software development: firmware, BIOS, compilers, drivers etc.
- Advanced use case testing using FPGAs or emulators
- Test pattern generation for chip testing

### Fabrication

![](_page_30_Picture_1.jpeg)

![](_page_30_Picture_2.jpeg)

![](_page_30_Picture_3.jpeg)

Images: https://www.wired.com/2010/10/inside-a-state-of-the-art-cleanroom/

## Wafer testing

- Wafers are first tested for basic defects bad die are marked
- Wafer is cut into individual dies and good dies are sent for packaging
- Packaged chip is tested again for packaging related defects

## Automated testing

- ATE equipment allows testing of the chip in a highly controlled environment
- Uses pre-generated pattern of inputs and compares the output to the known "golden" output values

![](_page_32_Picture_3.jpeg)

# Initial bringup & validation

- Initial samples are taken to special labs for exhaustive electrical and functional testing
- Chip is placed in a PCB along with other components
- FW and SW are loaded and booted up on the system
- Any issues found are analyzed and debugged
- Power and performance are characterized across different parts
- Major issues may necessitate design changes :-(

### Power/Performance characterization

- Major benchmarks and special microbenchmarks are run and settings tuned to get maximum performance across workloads
- Power measurements are analyzed to get optimal point on frequency vs. voltage curve (perf/watt optimization)
- Clock and power gating heuristics are improved to get reduced power under idle or low stress workloads

## Compliance testing

- Exhaustive checks to ensure adherence to industry (or de-facto) standards
  - USB, DDR, PCIe etc.
  - "Plugfest" held to connect various 3<sup>rd</sup> party devices
- ISA compatibility: AMD64, RISC-V, MIPS etc.

# Debugging Silicon

- Chip is a blackbox can only look at I/Os
  - Oscilloscopes and logic analyzers can help look at the external I/Os
- JTAG based hardware debuggers help on-chip debugging using DFD features built into the chip:
  - HW breakpoints allow stopping execution on certain events
  - Debug triggers and scan dumps help get better insight into internal state in the chip
- Looking at performance counters in the chip can help identify certain performance bottlenecks and lead to better software optimization

#### JTAG

![](_page_37_Figure_1.jpeg)

- Daisy-chained devices can be individual chips on a PCB or modules within the same chip
- In test mode, functional mode clocks are stopped, TCK clock is fed and TMS is enabled.
- JTAG commands are sent via the TDI pin. Output is observed on the TDO pin By Vindicator Own work., CC BY 2.5, https://commons.wikimedia.org/w/index.php?curid=838166

### Volume Production

- Automated high-volume testing setup to test EVERY chip prior to shipment
  - ATE testing at various temperature & humidity conditions
  - System-level test for longer software-based tests
- Chips are sorted and binned based on what passed vs failed
  - E.g. a chip that failed some test(s) at 3GHz but passed all tests at 2.8GHz would be binned as a 2.8GHz part
- Failures are analyzed for yield improvement
- Feedback provided to next-generation designs

## Shipment

- Chips are packaged and boxed for retail sale
- Also put into trays or reels for automated pickand-place machines for PCB assembly

More questions?